Message boards : Questions and problems : Intel Pentium Silver with N5000 Laptop, CPU throttle
Message board moderation
Author | Message |
---|---|
Send message Joined: 8 Nov 19 Posts: 718 ![]() |
Hey guys, I noted that Boinc utilizes the CPU pretty well. Once the CPU hits 74C, it goes from 2,1Ghz to 1,6Ghz. I found the cooling solution of the CPU wanting, and added some thermal padding on it, allowing the casing to dissipate some more heat. I think this CPU should do 80-85C easily. How can I extend the temperatures so it won't throttle so quickly? (btw, the bottom of the laptop only gets about 40-45C, so adding 10C wouldn't be hot enough to burn myself on it (unless I would keep my hand there for a long time). |
Send message Joined: 8 Nov 19 Posts: 718 ![]() |
Nevermind! I found out, that using 2 tasks on 4 threads, loads the CPU to about 98%, and the occasional dips are enough to keep the CPU under 72C, and keep it crunching at 2+ Ghz. |
Send message Joined: 8 Nov 19 Posts: 718 ![]() |
Another question, The N5000 has 4 actual cores, running at a max boost speed of 2,7Ghz. It's not a dual core with HT, but an actual quadcore. When I set boinc to 50% of CPU, it runs 2 tasks, and actually uses 98% of the CPU, running at ~2Ghz. When I set Boinc to 45% of CPU, it runs 1 task, and uses 66% of the CPU resources at ~2,66Ghz on all 4 cores. How come the numbers are so off? |
Send message Joined: 25 May 09 Posts: 1326 ![]() |
What project(s) are you running, some project applications are "multi-cored", meaning they will use either as many threads (cores) as are available, or the number determined by the project. |
Send message Joined: 8 Nov 19 Posts: 718 ![]() |
My first project is rosetta. Strangely enough this behavior is only on the N5000. On my Xeon, rosetta runs the cpu % pretty spot on eg: 10 core, 20thread means 19 tasks at a time means 98% CPU usage, and only when I set CPU usage to 100%, does Windows' taskmanager actually use all cores to 100%. Although setting it to a lower than 100% number, does distribute all tasks evenly across all cores. |
Copyright © 2025 University of California.
Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License,
Version 1.2 or any later version published by the Free Software Foundation.